

Vinafix.com

# Drax MLK/Rocket MLK 11.6" Schematic

## Stoney Ridge FT4

2018-01-02

REV : A00

*DY : None Installed*

*OSP/1SP : different config for storage*

Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Drax MLK/Rocket MLK AMD**


Rev  
A00

Date: Tuesday, January 02, 2018

Sheet 1 of 109

Project code : 4PD0DW010001-->Drax MLK\_17877  
4PD0E2010001-->Rocket MLK\_17876  
PCB P/N : 17837  
Revision : -1

# Drax MLK/Rocket MLK\_AMD Stoney Ridge Block Diagram



CHARGER	
ISL88739HRZ-T	44
INPUTS	OUTPUTS
AD+ 12V BT+	DCBATOUT
SYSTEM DC/DC	
RT6575DGQW	45
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 3D3V_S5 5V_S5 5V_AUX_S5
CPU Core Power	
ISL62771HRTZ	46-47
INPUTS	OUTPUTS
DCBATOUT	1V_CPU_CORE 1D2V_CPU_VDDNB
DDR4 SUS	
G5388K11U	53
INPUTS	OUTPUTS
DCBATOUT	1D2V_S3
CPU VDDP	
G5388K11U	52
INPUTS	OUTPUTS
DCBATOUT	0D95V_S5
CPU VDD18	
RT5797ALGQW RT9078-18GJ5	54
INPUTS	OUTPUTS
3D3V_S5 3D3V_AUX_S5	1D8V_S5 1D8V_AUX_S5
CPU VDDCRGFX	
APL5337KAI	49
INPUTS	OUTPUTS
1D8V_S5	0D775V_S5
Switches	
40	
INPUTS	OUTPUTS
5V_S5 3D3V_S5 1D8V_S5 0D95V_S5	5V_S0 3D3V_S0 1D8V_S0 0D95V_S0


PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom

Drax Rocket MLK


SSID = CPU

Vinafix.com

GPP CLK port	Device	CLKREQ#
3	WLAN	3



Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: <b>CPU (PCIE)</b>					
Size: A4	Document Number: <b>Drax MLK/Rocket MLK AMD</b>				Rev: <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 3 of		106	

SSID = CPU

Vinafix.com




( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 4 of 106

SSID = CPU

Vinafix.com



Drax Rocket MLK



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

SSID = CPU



Vinafix.com

(Blanking)

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 6 of	106

**SSID = CPU**



## Drax Rocket MLK



# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**CPU(VCC\_CORE)**

Size  
A4

Document Number

## Drax MLK/Rocket MLK AMD

400

Date: Tuesday, January 02, 2018




Sheet 7 of 106




SSID = CPU

Pre-PWROK METAL VID CODES

SVD	SVC	Output Voltage
0	0	1.1
1	0	1.0
0	1	0.9
1	1	0.8




HDT+ Connectors



APU core Control

APU\_RST\_L\_BUF [68]  
APU\_PWROK\_HDT [68]



Drax Rocket MLK





Title CPU (DISPLAY/SVI2/JTAG/TES)

Size A3 Document Number Drax MLK/Rocket MLK AMD Rev A00

Date: Tuesday, January 02, 2018 Sheet 8 of 106



SSID = CPU




Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				<b>CPU (VSS)</b>			
Size		Document Number				Rev	
A4		<b>Drax MLK/Rocket MLK AMD</b>				<b>A00</b>	
Date: Tuesday, January 02, 2018				Sheet 9 of		106	

**SSID = CPU**



Drax Rocket MLK

RF request  
20171103

RF request  
20171103

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title

**CPU (Power CAP1)**

Size	Document Number	Rev
Custom	<b>Drax MLK/Rocket MLK AMD</b>	<b>A00</b>

SSID = CPU

Vinafix.com

( Blanking )

Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)



Size  
A4

Document Number  
**Drax MLK/Rocket MLK AMD**


Rev  
**A00**

Date: Tuesday, January 02, 2018Sheet 11 of 106

# SSID = DDR4-SODIMM1




Layout Note :  
Place these Caps near DIM1



SPD Address of DIMMA

SPD SA2	0
SPD SA1	0
SPD SA0	0



Drax Rocket MLK

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR4-SODIMM1**

Size: A3 Document Number: **Drax MLK/Rocket MLK AMD** Rev: A00


Date: Tuesday, January 02, 2018 Sheet: 12 of 106

SSID = DDR4-SODIMM2

Vinafix.com



Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR4-SODIMM2

Size  
A3

Document Number  
**Drax MLK/Rocket MLK AMD**

Rev  
A00

Date: Tuesday, January 02, 2018


Sheet 13 of 106

SSID = CPU

Vinafix.com

( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 14 of	106

SSID = CPU

Vinafix.com

( Blanking )

Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*(Reserved)*

Size  
A4

Document Number  
**Drax MLK/Rocket MLK AMD**

Rev  
**A00**

Date: Tuesday, January 02, 2018Sheet 15 of 106



SSID = CPU

### SATA HDD

[60] HDD\_SATA\_TX\_P0  
[60] HDD\_SATA\_TX\_N0  
[60] HDD\_SATA\_RX\_N0  
[60] HDD\_SATA\_RX\_P0

### eMMC


[63] eMMC\_SATA\_TX\_P1  
[63] eMMC\_SATA\_TX\_N1  
[63] eMMC\_SATA\_RX\_N1  
[63] eMMC\_SATA\_RX\_P1

SATA	
Pair	Device
0	HDD/SSD
1	eMMC


### WLAN

[61] WLAN\_CLK\_CPU\_P3  
[61] WLAN\_CLK\_CPU\_N3

GPP CLK port	Device	CLKREQ#
3	WLAN	3





	XTAL	CLK, Hz
0	System & USB	48M
1	RTC	32.768K
2	LAN	25M






### CPU

SPI\_CLK/ESPI\_CLK/EGPIO117  
SPI\_DO/ESPI\_DAT0/EGPIO121  
SPI\_DI/ESPI\_DAT1/EGPIO120  
SPI\_HOLD\_L/ESPI\_DAT3/EGPIO133  
SPI\_WP\_L/ESPI\_DAT2/EGPIO122  
SPI\_CS1\_L/EGPIO118  
SPI\_TPM\_CS\_L/AGPIO76  
ESPI\_ALERT\_L/LDRQ0\_L  
ESPI\_RESET\_L/KBRST\_L/AGPIO129  
SPI\_CS2\_L/ESPI\_CS\_L/EGPIO119



### USB Table

Pair	Device
0	camera
1	Touch Panel (IOBD Conn.)
2	Card Reader
3	USB2.0 (IOBD Conn.)
4	USB2.0 (IOBD Conn.)
5	BT(NGFF)
6	USB3.0(MB port2)
7	Sensor Hub (IOBD Conn.)
0	NA
1	NA
2	USB3.0(MB port2)



Drax Rocket MLK










**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU(CLK/SATA/USB/SPI/LPC)**

Size A3 Document Number **Drax MLK/Rocket MLK AMD** Rev **A00**

Date: Tuesday, January 02, 2018 Sheet 16 of 106

SSID = CPU



SSID = CPU

Vinafix.com

( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 18 of 106

SSID = CPU

Vinafix.com

( Blanking )


Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 19 of	106

SSID = STRAPPING

Vinafix.com

SYSTEM STRAPPINGS



REQUIRED SYSTEM STRAPS

	RTC_CLK	SYS_RESET#	AGPIO3	LPC_CLK0	LPC_CLK1	LPC_FRAME#
Type	I	I	I	II	II	II
PULL HIGH	RTC Coin Battery is implemented DEFAULT	NORMAL POWR UP /RESET TIMING DEFAULT	Enhanced Reset logic DEFAULT	Boot Fail Timer Enabled	CLKGEN ENABLED DEFAULT	SPI ROM DEFAULT
PULL LOW	RTC Coin Battery is not implemented	Reserved	Traditional Reset logic	Boot Fail Timer Disabled DEFAULT	Reserved	LPC ROM

Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU Strappings

SizeA4

Document NumberDrax MLK/Rocket MLK AMD

RevA00


Date: Tuesday, January 02, 2018Sheet 20 of 106

SSID = CPU

Vinafix.com

( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 21 of	106

SSID = CPU

Vinafix.com

( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 22 of	106




SSID = CPU


Vinafix.com

( Blanking )









Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 23 of	106


SSID = KBC



W08 W07A W06	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	Min Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	2.9945	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	2.7408	>= 2.616 V
SC	100.0 K	33.0 K	2.481 V	2.4935	2.4688	>= 2.363 V
-1	100.0 K	47.0 K	2.245 V	2.2592	2.2305	>= 2.123 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	1.9854	>= 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	1.8503	>= 1.758 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	1.6335	>= 1.504 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.3740	1.3421	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	1.1891	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	1.0334	>= 0.924 V




Module ID		
	Rocket	Drax
ID	0	1




SSID = Flash.ROM

SPI FLASH ROM (8M byte) for CPU




SPI ROM socket  
Co-Layout with U2501


Remove SSKT1 co-lay  
A00-20171129




Layout Note: Close to U2501 Pin 8



SSID = RTC



Delete RTC2 Conn



Drax Rocket MLK







Vinafix.com

# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 28 of	109



SSID = AUDIO




20170925

Delete SPK2 Conn

Combo Jack



Delay circuit





5	4	3	2	1
SSID = LOM				
Vinafix.com				
Blanking				
Drax Rocket MLK				
<div><div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div><div>Title <b>(Reserved)LOM</b></div><div><div>Size A4</div><div>Document Number <b>Drax MLK/Rocket MLK AMD</b></div><div>Rev <b>A00</b></div></div><div>Date: Tuesday, January 02, 2018Sheet 30 of 109</div></div>				
5	4	3	2	1

A	B	C	D	E
SSID = LAN				
Vinafix.com				
Blanking				
Drax Rocket MLK				
<div><div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div><div>Title<div>(Reserved)LAN</div></div><div><div>SizeA4</div><div>Document NumberDrax MLK/Rocket MLK AMD</div><div>RevA00</div></div><div>Date: Tuesday, January 02, 2018Sheet 31 of 109</div></div>				
A	B	C	D	E

SSID = LAN CONN

Vinafix.com

Blanking






Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)RJ45+Transformer</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 32 of 109


# SSID = Card Reader

## SD Card Connector


Pin Define	
P1	SWITCH TERM CD
P2	DAT1
P3	DAT0
P4	VSS
P5	CLK
P6	VDD
P7	CMD
P8	CD/DAT3
P9	DAT2
P10	GND
P11	GND



## For EMI Reserved



Pin name	Net name
SD_DAT1	SD MMC DAT1
SP1	SD_WP/MS_DATA1
SP2	SD MMC DATA0/MS_DATA5
SP3	MMC_DATA7/MS_DATA4
SP4	MMC_DATA6/MS_DATA0
SP5	SD MMC CLK/MS_DATA2
SP6	MMC_DATA5/MS_DATA6
SP7	SD MMC Command/MS_DATA3
SP8	MMC_DATA4/MS_DATA7
SP9	SD MMC DATA3/MS_CLK
SP10	SD MMC DATA2/MS_BS




Drax Rocket MLK



Title			Card Reader + CONN	
Size	Document Number	Drax MLK/Rocket MLK AMD		Rev
A3				A00
Date:	Tuesday, January 02, 2018	Sheet	33	of 109

5	4	3	2	1
SSID = USB				
Vinafix.com				
Blanking				
Drax Rocket MLK				
<div><div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div><div><div>Title</div><div>(Reserved)USB 2.0 Port</div></div><div><div>Size A4</div><div>Document Number Drax MLK/Rocket MLK AMD</div><div>Rev A00</div></div><div><div>Date: Tuesday, January 02, 2018</div><div>Sheet 34 of 109</div></div></div>				
5	4	3	2	1

SSID = USB



Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB3.0 CONN**

Size

Document Number

**Drax MLK/Rocket MLK AMD**

Rev

**A00**

Date: Tuesday, January 02, 2018


Sheet

35


of

109

## USB3.0 Port1



Layout Note: Close CON1



Drax Rocket MLK



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB Power SW**

Size  
A4

Document Number

**Drax MLK/Rocket MLK AMD**

Rev  
A00

Date: Tuesday, January 02, 2018

Sheet 36 of 109




SSID = USB

Vinafix.com

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>USB2.0 HUB</i></b>			
Size A4	Document Number <b><i>Drax MLK/Rocket MLK AMD</i></b>		Rev <b><i>A00</i></b>
Date:	Tuesday, January 02, 2018	Sheet 37 of	109

# Blanking



Drax Rocket MLK



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018	Sheet 38 of	109



# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 39 of	109

## Power Sequence



### VDDNB to FCHS5 Multiplexor Control signal



VCC	EN	S	P1 Voltage	Function
5	0	X	X	Both P1 and P2 do not pass to VCOM VCOM is with pull low R of 200 $\Omega$
5	1	0	< P2	P2 passed to VCOM
5	1	0	> P2	P1 passed to VCOM
5	1	1	< 2.0V	P1 passed to VCOM

Table 148. S5\_MUX\_CTRL State Table

Platform Power State	S5_MUX_CTRL Signal Level	SLP_S3_L	SLP_S5_L	VDDCR_FCH_S5 Voltage
G3	X	0	0	OFF
S5	0	0	0	ON (= VDDCR_FCH_ALW)
S3	0	0	1	ON (= VDDCR_FCH_ALW)
S0, but still in Reset	0	1	1	ON (= VDDCR_FCH_ALW) or if VDDCR_NB ≥ VDDCR_FCH_ALW, tracks VDDCR_NB
S0	1	1	1	Tracks VDDCR_NB

Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### ***Power Plane Enable&Sequence***

Size

Document Number

**Drax MLK/Rocket MLK AMD**

Date: Tuesday, January 02, 2018

Sheet


Rev	
-----	--

**A00**

Vinafix.com


( Blanking )

Drax Rocket MLK


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 41 of 106

# Blanking


Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)</b>					
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>				Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 42 of 109		

```
SSID = PWR.Support
```



Placement: Close to Batt Connector




```
SSID = PWR.Support
```

0103 Add EC4203

ndde close to EL4202

**Layout Note:**  
PSID Layout width > 25mil






Drax Rocket MLK



Title			
<b>BATTERY CONN</b>			
Size A2	Document Number		Rev A00
<b>Drax MLK/Rocket MLK AMD</b>			
Date: Tuesday, January 02, 2018	Sheet 43	of	109

Main Func = Charger





```
SSID = PWR.Plane.Regulator_5v3p3v
```







Figure 6. RT6575B Timing

```
SSID = CPU.Regulator
```




SSID = CPU.Regulator

Vinafix.com




( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 48 of 106

VDDCR\_FCH\_S5=0.775V , IOUT=100mA



Drax Rocket MLK



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **VDDCRGFX\_APL5337**

Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
------------	---	-------------------

Date: Tuesday, January 02, 2018 Sheet 49 of 106

( Blanking )

Drax Rocket MLK


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 50 of 106	

Vinafix.com

( Blanking )

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 51 of 106	



Drax Rocket MLK



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

G5338K11U\_0D95V

Size

A3

Document Number

Drax MLK/Rocket MLK AMD

Rev

A00

Date: Tuesday, January 02, 2018

Sheet

52

of

106







**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DC2DC\_1D8V/1D5V(RT5797)**

Size  
A:

Document Number **Drax MLK/Rocket MLK AMD**


Rev	<b>400</b>
-----	------------

Date: Tuesday, January 02, 2018

Sheet 54 of 106




SSID = VIDEO

## Panel Conn.




```
Power Pin Count : 7
GND Pin Count : 9
```


Layout: Close CONN LCD1




## Level shift



## CAMERA POWER



## INVERTER POWER



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### LCD Connector

Size

Document Number


A2	<b>Drax MLK/Rocket MLK AMD</b>	A00
----	--------------------------------	-----

Date: Tuesday, January 02, 2018 Sheet 55 of 109

1


# Blanking

Drax Rocket MLK


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 56 of 109

SSID = VIDEO


# HDMI Level Shifter & CONNECTOR




Close to HDMI Connector




Close to Level Shift





Reserve 150 ohm bridge resistance on the HDMI trace as circle for EMI




Reserve 0.1uF for ESD



## HDMI CONN



## Level shift




Drax Rocket MLK

SSID = Display Port

Vinafix.com

Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved) Display Port</b>					
Size		Document Number			Rev
		<b>Drax MLK/Rocket MLK AMD</b>			<b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 58		of 109	

5	4	3	2	1
SSID = DVI				
Vinafix.com				
Blanking				
Drax Rocket MLK				
<div><div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div><div>Title<div>(Reserved) DVI</div></div><div><div>Size</div><div>Document Number</div><div>Rev</div></div><div><div>Drax MLK/Rocket MLK AMD</div><div>A00</div></div><div>Date: Tuesday, January 02, 2018</div><div>Sheet 59 of 109</div></div>				
5	4	3	2	1

## SATA HDD Connector

**Layout Note :**

The diagram shows the internal connections of the SATA\_HDD component (022.10019.00F1) to the HDD1 connector. Key connections include:

- Power:** 3D3V\_mSATA\_S0 (P1, P2, P3) and 5V\_S0 (P7, P8, P9).
- Data:** TX+ (S2), TX- (S3), RX+ (S6), and RX- (S5).
- Status:** FFS\_INT2\_Q\_R (P11) connected to FFS\_INT2\_Q [70].
- Grounding:** Multiple GND connections (S1, S4, S7, P4, P5, P6, P10, P12) and a dedicated ground for the status signal.

20171002

5V\_S0

C6005 HDD SCD1U16V2KX-3DLGP

C6006 HDD SCD1U16V2KX-3DLGP

C6007 HDD SCD1U16V2KX-3DLGP

3D3V\_S0

100 mils

FC6002 DY Do Not Stuff

C6017 DY Do Not Stuff

C6016 DY Do Not Stuff

R6014 DY Do Not Stuff

R6015 DY Do Not Stuff

3D3V\_mSATA\_S0

C6015 DY Do Not Stuff

C6014 DY Do Not Stuff

C6018 DY Do Not Stuff

Close to HDD1

Diagram showing the pinout for the ED6001 SATA-to-USB bridge chip. The chip is connected to a SATA interface. The pins are labeled as follows:

- Pin 1: HDD\_SATA\_TX\_RE\_P0
- Pin 2: HDD\_SATA\_TX\_RE\_N0
- Pin 3: HDD\_SATA\_TX\_RE\_P0
- Pin 4: HDD\_SATA\_RX\_RE\_N0
- Pin 5: HDD\_SATA\_RX\_RE\_P0
- Pin 6: HDD\_SATA\_RX\_RE\_P0
- Pin 7: HDD\_SATA\_RX\_RE\_N0
- Pin 8: HDD\_SATA\_TX\_RE\_P0
- Pin 9: HDD\_SATA\_TX\_RE\_N0
- Pin 10: HDD\_SATA\_TX\_RE\_P0

The chip is labeled ED6001, AZ1043-04F-R7G-GP, and 075.01043.0073.

20170821  
ED6002

HDD

10

9

7

6

GP

AZ1043-04F-R7G-GP  
075.01043.0073

co-lay 3-pin with C6007~C6010

Close to HDD1

Address	Device	Operation	Chip	Signal	Pin	Signal	Pin	Signal	Pin
[16,60] HDD_SATA_TX_P0	>>>	C6020	HDD_SCD01U50V2KX-1DLGP	HDD_SATA_TX_RE_P1	R6016	1	0R2J-2-GP	HDD_SATA_TX_CON_P0	R6016
[16,60] HDD_SATA_TX_N0	>>>	C6019	HDD_SCD01U50V2KX-1DLGP	HDD_SATA_TX_RE_N1	R6017	1	0R2J-2-GP	HDD_SATA_TX_CON_N0	R6017
[16,60] HDD_SATA_RX_N0	<<<	C6022	HDD_SCD01U50V2KX-1DLGP	HDD_SATA_RX_RE_N1	R6018	1	0R2J-2-GP	HDD_SATA_RX_CON_N0	R6018
[16,60] HDD_SATA_RX_P0	<<<	C6021	HDD_SCD01U50V2KX-1DLGP	HDD_SATA_RX_RE_P1	R6019	1	0R2J-2-GP	HDD_SATA_RX_CON_P0	R6019

### Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**HDD**

Size

Size	Document Number
	<b>Drax MLK/Rocket MLK AMD</b>

Rev

Date: Tuesday, January 02, 2018

Sheet

60

109





5	4	3	2	1
SSID = WWAN				
Vinafix.com				
Blanking				
Drax Rocket MLK				
<div><div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div><div>Title <b>(Reserved) WWAN</b></div><div><div>Size</div><div>Document Number <b>Drax MLK/Rocket MLK AMD</b></div><div>Rev <b>A00</b></div></div><div>Date: Tuesday, January 02, 2018Sheet 62 of 109</div></div>				
5	4	3	2	1





100

100





100

5	4	3	2	1
SSID = LED / PWRBTN				
Vinafix.com				
				
Drax Rocket MLK				
<div><div></div><div><b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>				
Title <b>LED / PWRBTN</b>				
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018	Sheet 64	of	109	
5	4	3	2	1

SSID = KB / TOUCH PAD





Vinafix.com



**CAP LED Control**  
LOW acted from KBC GPIO



20170925  
**Delete KB2 Conn**

PIN#	SIGNAL
1	Diag_Loop=GPIO_1(TPC)
2	KS[ 7] = KBD S8
3	KS[ 6] = KBD S7
4	KS[ 4] = KBD S5
5	KS[ 2] = KBD S3
6	KS[ 5] = KBD S6
7	KS[ 1] = KBD S2
8	KS[ 3] = KBD S4
9	KS[ 0] = KBD S1
10	KSO [5] = KBD D6
11	KSO [4] = KBD D5
12	KSO [7] = KBD D8
13	KSO [6] = KBD D7
14	KSO [8] = KBD D9
15	KSO [3] = KBD D4
16	KSO [1] = KBD D2
17	KSO [2] = KBD D3
18	KSO [0] = KBD D1
19	KSO [12] = KBD D13
20	KSO [16] = KBD D17
21	KSO [15] = KBD D16
22	KSO [14] = KBD D15
23	KSO [9] = KBD D10
24	KSO [11] = KBD D12
25	KSO [10] = KBD D11
26	KSO [13] = KBD D14
27	CapsLock LED
28	N/C
29	N/C
30	GND






Remove 0 ohm co-lay  
A00-20171129


Power Pin Count : 8  
GND Pin Count : 8

- USB2\_USB20\_CON\_P3 1 AFTP6603
- USB2\_USB20\_CON\_N3 1 AFTP6602
- USB3\_USB20\_CON\_P4 1 AFTP6604
- USB3\_USB20\_CON\_N4 1 AFTP6605
- 3D3V\_S0 1 AFTP6601
- HUB\_USB20\_CON\_P7 1 AFTP6607
- HUB\_USB20\_CON\_N7 1 AFTP6606




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>IO Board CONN</b>	
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 66 of 109	



Drax Rocket MLK


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Hall Sensor</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 67 of	109



## Debug Connector

## Layout Note:

Place near trace separated point. <sup>3D3V-S0</sup>




## Do Not Stuff

**A00-20171129**

20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41  
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

20.F1180.010: Dummy Pad with solder mask is ZZ.00PAD.GV1

## HDT+ Connectors



20.F1722.020: Dummy Pad with solder mask is ZZ.F1722.02001

## Drax Rocket MLK



# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## Debug connector

Size  
A4

Document Number

**Drax MLK/Rocket MLK AMD**

Rev

400


Date: Tuesday, January 02, 2018

Sheet 68 of 106



SSID = Sensor

Vinafix.com



Drax Rocket MLK




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
FFS Sensor		
Size	Document Number	Rev
A3	Drax MLK/Rocket MLK AMD	A00
Date:	Tuesday, January 02, 2018	Sheet 69 of 109

SSID = Free Fall Sensor

Vinafix.com




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Free Fall Sensor</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 70 of	109


# Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)Thunderbolt (1/5)</b>					
Size A4		Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 71 of 109		


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)Thunderbolt (2/5)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 72 of 109


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)Thunderbolt (3/5)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 73 of 109


# Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)Thunderbolt (4/5)</b>					
Size A4		Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 74 of 109		


# Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)Thunderbolt (5/5)</b>					
Size A4		Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 75 of 109		

# Blanking


Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)GPU (1/5) PEG</b>					
Size A4		Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 76 of 109		




# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)GPU (2/5) DIGITAL</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 77 of	109


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)GPU (3/5) VRAM</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 78 of	109


# Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)GPU (4/5) GPIO</b>					
Size A4		Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 79 of 109		


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)GPU (5/5) PWR/GND</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 80 of 109


# Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)VRAM1,2 (1/4)</b>					
Size A4		Document Number <b>Drax MLK/Rocket MLK AMD</b>			Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 81 of 109		


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)VRAM3,4 (2/4)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 82 of 109


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>(Reserved)VRAM5,6 (3/4)</i></b>			
Size A4	Document Number <b><i>Drax MLK/Rocket MLK AMD</i></b>		Rev <b><i>A00</i></b>
Date:	Tuesday, January 02, 2018	Sheet 83 of	109

# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)VRAM7,8 (4/4)</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 84 of 109




# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)VGA_CORE</b>		
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>	Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 85 of 109

# Blanking

Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserved)DISCRETE VGAPOWER</b>					
Size	Document Number <b>Drax MLK/Rocket MLK AMD</b>				Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 86 of 109		


# Blanking

Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet	87 of 109


# Blanking

Drax Rocket MLK


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b><i>Drax MLK/Rocket MLK AMD</i></b>		Rev <b><i>A00</i></b>
Date: Tuesday, January 02, 2018	Sheet 88	of	109

Main Func = UnusedParts


Do Not Stuff



Do Not Stuff




34.43E24.001




Delete SPR8


34.4Y806.001




34.34S02.002




34.34S02.002




34.34S02.002




34.34S02.002




Do Not Stuff




Do Not Stuff




Do Not Stuff




Do Not Stuff



Do Not Stuff




Do Not Stuff




Main Func = EMI & RF Capacitors


DCBATOUT





3D3V\_S0




5V\_S0



0D95V\_S0




Drax Rocket MLK

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>UNUSED PARTS/EMI Capacitors</b>					
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>				Rev <b>A00</b>
Date: Tuesday, January 02, 2018			Sheet 89 of 109		

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)NFC Connector</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 90 of	109

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>(Reserved) TPM</i></b>			
Size A4	Document Number <b><i>Drax MLK/Rocket MLK AMD</i></b>		Rev <b><i>A00</i></b>
Date:	Tuesday, January 02, 2018	Sheet 91 of	109

# Blanking



Drax Rocket MLK


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)Finger Print</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 92 of	109



Vinafix.com




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)Express Card</b>			
Size A3	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018	Sheet	93	of 109

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>(Reserved)Smart Card Socket</i></b>			
Size A4	Document Number <b><i>Drax MLK/Rocket MLK AMD</i></b>		Rev <b><i>A00</i></b>
Date:	Tuesday, January 02, 2018	Sheet 94 of	109

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)SW GFX eDP</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 95 of	109

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>(Reserved)Bottom Docking</i></b>			
Size A4	Document Number <b><i>Drax MLK/Rocket MLK AMD</i></b>		Rev <b><i>A00</i></b>
Date:	Tuesday, January 02, 2018	Sheet 96 of	109

# Blanking




Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018	Sheet 97	of	109

# Blanking



Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 98 of	109

SSID = DEBUG PORT

Vinafix.com



Drax Rocket MLK



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CPU XDP</b>			
Size	Document Number		Rev
A4	<b>Drax MLK/Rocket MLK AMD</b>		<b>A00</b>
Date:	Tuesday, January 02, 2018		Sheet 99 of 109

Table of Content

001_Cover Page	037_(Reserved)	073_(Reserved)
002_Block Diagram	038_(Reserved)	074_(Reserved)
003_CPU (PCIE)	039_DISCHARGE	075_(Reserved)
004_(Reserved)	040_Power Plane Enable&Sequence	076_(Reserved)GPU(1/5) PEG
005_CPU_(DDR)	041_(Reserved)	077_(Reserved)GPU (2/5) DIGITALOUT
006_(Reserved)	042_(Reserved)	078_(Reserved)GPU (3/5) VRAM I/F
007_CPU(VCC_CORE)	043_DCIN JACK & BATT Conn	079_(Reserved)GPU (4/5) GPIO/STRAP
008_CPU (DISPLAY/SVI2/JTAG/TES)	044_CHARGER ISL88739	080_(Reserved)GPU (5/5) PWR/GND
009_CPU (VSS)	045_TPS51225RUKR_5V/3D3V	081_(Reserved)VRAM1,2 (1/2)
010_CPU (Power CAP1)	046_ISL62771_CPUCORE(1/2)	082_(Reserved)VRAM3,4 (2/2)
011_(Reserved)	047_ISL62771_CPUCORE(2/2)	083_(Reserved)
012_DDR4-SODIMM1	048_(Reserved)	084_(Reserved)
013_(Reserved)DDR4-SODIMM2	049_VDDCRGFX_APL5337	085_(Reserved)GPU CORE_ISL62771HRTZ
014_(Reserved)	050_(Reserved)	086_(Reserved)DISCRETE VGAPOWER
015_(Reserved)	051_(Reserved)	087_(Reserved)
016_CPU(CLK/SATA/USB/SPI/LPC)	052_APW8861_0D95V	088_(Reserved)
017_CPU(ACPI/SD/AZ/GPIO/RTC)	053_VDDQ&VTT&VPP_APW8861	089_UNUSED PARTS/EMI Capacitors
018_(Reserved)	054_DC2DC_1D8V/1D5V	090_(Reserved)
019_(Reserved)	055_LCD/Inverter CONN	091_(Reserved)
020_CPU_Strappings	056_(Reserved)VGA	092_(Reserved)
021_(Reserved)	057_HDMI	093_(Reserved)
022_(Reserved)	058_(Reserved)	094_(Reserved)
023_(Reserved)	059_(Reserved)	095_(Reserved)
024_KBC_Nuvoton_NPCE385	060_SATA IF_HDD/ODD	096_(Reserved)
025_Flash(KBC+PCH)/RTC	061_NGFF_WLAN CONN	097_(Reserved)
026_THERMAL NCT7718W/Fan	062_(Reserved)	098_(Reserved)
027_Audio Codec ALC3204	063_(Reserved)	099_(Reserved)
028_(Reserved)	064_LED Board&Power Button	100_Table of Content
029_Speaker/HPMIC	065_Key Board&Touch Pad	101_Power Block Diagram
030_(Reserved)	066_IO Board Connector	102_Power Up Sequence Diagram
031_(Reserved)LAN RTL8111/RTL8106	067_(Reserved)	103_Power Down Sequence Diagram
032_(Reserved)RJ45&Transformer	068_Debug connector	104_SMBUS BLOCK DIAGRAM
033_Card Reader	069_(Reserved)	105_THERMAL/AUDIO BLOCK DIAGRAM
034_(Reserved) USB2.0 CONN	070_(Reserved)Hall Sensor	106_CLK / USB Block Diagram
035_USB3.0 CONN	071_(Reserved)	
036_USB Power SW	072_(Reserved)	

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission






Drax Rocket MLK



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram	
Size	Document Number		Rev	
	Drax MLK/Rocket MLK AMD		A00	
Date:	Tuesday, January 02, 2018		Sheet	101 of 109

Drax STR-FT4 POWER UP SEQUENCE DIAGRAM



Group	System Power Domain	Voltages
Group A	G3	VDDBT_RTC_G
Group B	S5	VDD_33_S5, VDD_18_S5, VDDIO_AUDIO, VDDP_S5, VDDCR_FCH_S5
Group C	S3	VDDIO_MEM_S3
	S0	VDD_33, VDD_18, VDDP
Group D	S0	VDDCR_NB, VDDCR_CPU

It is recommended that SYS\_PWRGD be asserted after both 0D95V\_S5\_PWRGD and VCORE\_PWRGD assertion.




Table 58. G3->S5->S0 Reset Sequencing Timing Parameters without coin cell battery

Parameter	Max	Typical	Min	Description
T1			10ms	From S5 power rails to RSMRST_L. *This could take up to 5 seconds if power has been removed from VDDBT_RTC_G.
T2	16.5ms		15.5ms	From RSMRST_L to RTCCLK. *This timing applies after RTCCLK on the X1 input is stable and greater than 28KHz.
T3	138us		106us	From PWR_BTN_L/AGPIO0(falling) to SLP_S3_L(rising) and SLP_S5_L(rising). *This timing applies after RTCCLK on the X1 input is stable and greater than 28KHz.
T5			1ms	From power rails stable to PWR_GOOD (rising).
T8	16ms		15ms	From PWR_GOOD (rising) to PCIE_RST_L/EGPIO126 (rising). *This timing applies after RTCCLK on the X1 input is stable and greater than 28KHz.
T9	20ms		12ms	From PWR_GOOD (rising) to clock (GFX_CLKP/N, GPP_CLKP [0-3], and GPP_CLKN[0-3]) stable.

Table 59. G3->S5->S0 Reset Sequencing Timing Parameter with coin cell battery

Parameter	Max	Typical	Min	Description
T1			10ms	From S5 power rails to RSMRST_L.
T2	16.5ms			From RSMRST_L to RTCCLK. *This timing is only valid if a Schmitt trigger is used or RC time constant of 10ms is used.
T3	138us		106us	From PWR_BTN_L/AGPIO0(falling) to SLP_S3_L(rising) and SLP_S5_L(rising).
T5			1ms	From power rails stable to PWR_GOOD (rising).
T8	16ms		15ms	From PWR_GOOD (rising) to PCIE_RST_L/EGPIO126(rising).
T9	20ms		12ms	From PWR_GOOD (rising) to clock (GFX_CLKP/N, GPP_CLKP [0-3], and GPP_CLKN[0-3]) stable.





Figure 8. S0->S5->S0 Power Sequence Timing Diagram

Drax Rocket MLK




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>Power Down Sequence</b>			
Size	Document Number	Rev <b>Drax MLK/Rocket MLK AMD A00</b>	
Date: Tuesday, January 02, 2018	Sheet 103	of	109



# Thermal Block Diagram



# Audio Block Diagram



Drax Rocket MLK




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal/Audio Block Diagram		
Size	Document Number	Rev
	Drax MLK/Rocket MLK AMD	A00
Date: Tuesday, January 02, 2018		
Sheet	105	of 109

Vinafix.com



Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CLK / USB Block</b>			
Size	Document Number		Rev
A3	<b>Drax MLK/Rocket MLK AMD</b>		<b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 106	of 109



Date	Item	Change list and Desprition	Change Reasons
<b>X01</b>			
9/11/2017	1	PD4410 change to 75.00054.A7D	For common part
9/11/2017	2	PQ4415 change to 84.00024.A1K	For common part
9/11/2017	3	PQ4413 change to 84.T3906.E11	Power team request
9/11/2017	4	0402 0ohm change to 63.R0034.L0L ( 0 ohm,change to 13" tape-on-reel)	For factory need
9/20/2017	5	Add R2472(10Kohm) on PURE_HW_SHUTDOWN# signal	For PURE_HW_SHUTDOWN# signal
9/20/2017	6	R2492 change 20k to 47K	Solve 3D3V_AUX_S5 voltage drop
9/20/2017	7	Reserve C2448 (DY) on S5_ENABLE	Solve 3D3V_AUX_S5 voltage drop
9/20/2017	8	EC GPIO10 connect to LCD_TST	For panel BIST test
9/20/2017	9	EC GPIO50 connect to TOUCH_PANEL_EN	For panel BIST test
9/25/2017	10	PQ4301, Q5703 and Q5705 change to 084.00301.0031	For common part
9/25/2017	11	Delete SPR8, KB2, FAN1, SPK2, RTC2 connector and schematic	remove 13" colay components
9/25/2017	12	Q2604 (DY) and add R2476 & R2477 (0 ohm) for Thermal Sensor U2601's SMBUS	Solve CPU & thermal sensor SMBUS address conflicting problem
9/25/2017	13	Add TP2408, TP2409 for FAN_PWM1_C, FAN_TACH1_C	remove 13" colay components
9/25/2017	14	Add TP5501 for PROJECT_ID1 (For EC to check panel is 11" or 13")	remove 13" colay components
9/26/2017	15	PR4405 change to 64.16535.6DL	Power team fine tune Charger setting
9/26/2017	16	PR4603 change to 64.39005.6DL	Power team fine tune CPU PWR setting
9/26/2017	17	C1601, C1602 change to 78.15034.1FLDL (15pF) for CPU's 48MHz Crystal fine tune.	Crystal vendor fine tune result
9/26/2017	18	C1703, C1704, C6343, C6344 change to 78.18034.1FLDL(18pF) for CPU's 32.768KHz & SATA bridge IC's 30MHz Crystal fine tune.	Crystal vendor fine tune result
9/26/2017	19	R6365 change to 63.68134.1DL (680ohm) for SATA bridge IC's 30MHz Crystal fine tune.	Crystal vendor fine tune result
9/27/2017	20	Q2501 change to 75.00054.A7D	For common part
9/27/2017	21	Add R6110 for BLUETOOTH_EN signal, reserve R2478 and R6111 PU high 3.3V	Reserve Bluetooth control method.
9/28/2017	22	FC8901~FC8927 change BOM to 78.18034.1FLDL (18pF) for RF solution	RF solution
9/28/2017	23	R2499 (DY) , D2403 (DY) unused for fanless system (design for 13")	Mark components are deisgned for 13".
9/28/2017	24	Re-arrage IO board pin definition, add one pin RING2_R and one pin SLEEVE_R to improve audio performance test.	For Audio performance test result, vendor debug solution
10/2/2017	25	Reserve Q2506(084.02421.0031), Q2507(84.2N702.J31), R2516(63.10434.1DL), R2517(63.R0034.1DL), R2515 (0 ohm) for BIOS SPI ROM power supply optional solution.	Reserve BIOS SPI ROM's power opional solution for backup only.
10/2/2017	26	EC GPIO14 connect to INT_TP#_CONN	Solve TP wake up problem

Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **Change History-01**

Size	Document Number	Rev
	<b>Drax MLK/Rocket MLK AMD</b>	<b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 107 of 109

5	4	3	2	1
Date	Item	Change list and Desprition	Change Reasons	
X02				
10/30/2017	1	R2437 Change to 33k	PCB version up to DVT2	
10/31/2017	2	0 ohm change to short pad ( 94 pcs ) for factory SMT request.	Factory SMT request	
11/3/2017	3	EC6506 Change to 100pf	EMC request, enhance ESD performance	
	4	SD_CD# add 1000pf (EC3301)	EMC request, enhance ESD performance	
11/3/2017	5	page12. 1D2V_S3 add 2pcs 18pf cap: FC1201, FC1202	RF request , enhance RF performance	
	6	page10. 3D3V_S5 add 2pcs 18pf cap: FC1001, FC1002	RF request , enhance RF performance	
	7	page10. 3D3V_S0 add 1pcs 18pf cap: FC1003	RF request , enhance RF performance	
	8	page24. 1D8V_AUX_S5 add 1pcs 18pf cap: FC2401	RF request , enhance RF performance	



Drax Rocket MLK

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Change History-02</b>			
Size	Document Number <b>Drax MLK/Rocket MLK AMD</b>		Rev <b>A00</b>
Date: Tuesday, January 02, 2018		Sheet 108 of	109



Date	Item	Change list and Desprition	Change Reasons	Project	Category	Sub-Category	critical issues
A00							
11/29/2017	1	Page17. Remove TP1701	PSE had concern for test point location (too closed CPU). PSE agree to remove it.	Drax MLK_AMD		SMT concern	
	2	Page29. DY Q2901 C2902 R2905 Stuff R2914	improve audio jack detect time. (align schematic as Truis )	Drax MLK_AMD		Audio Jack detect	
	3	Page68. Change DB1 & HDT1 to solder mask dummy pad, and debug port circuit.	A00 do not need solder debug port.	Drax MLK_AMD		Debug port	
	4	Page24. Change R2437 to 100k	for A00 PCB VER AD	Drax MLK_AMD		PCB version	
	5	USB2.0 remove 0 ohm co-aly (remove R3501,R3502's PAD), USB3.0 remove CMC co-lay (remove EL3501's PAD . R3503,R3504 R change to shortPAD.)	A00 do not need co-lay	Drax MLK_AMD		USB EMI	
12/8/2017	6	Page16. DY FC1601	LPC CLK is for debug mode only. A00 will turn off debug mode( turn off CLK). RF test is OK.	Drax MLK_AMD		Debug port	
	7	Page60. add EC6002 22PF CAP	Reserve for EMI team	Drax MLK_AMD		EMI	
	8	Page61. R6112 R6113	WIFI/BT controlled by Driver, align with Starlord serise.	Drax MLK_AMD		WIFI/BT control	
	9	Page68. DY debug port & AMD HDT debug port circuit.	A00 DY debug solution	Drax MLK_AMD		Debug port	



Drax Rocket MLK



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Change History-02**

Size	Document Number	Rev
	<b>Drax MLK/Rocket MLK AMD</b>	<b>A00</b>
Date:	Tuesday, January 02, 2018	Sheet 109 of 109